



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/650,046	08/28/2003	Toru Takayama	0756-7193	7230
31780	7590	07/02/2008	EXAMINER	
ERIC ROBINSON			NGUYEN, THANH T	
PMB 955				
21010 SOUTHBANK ST.			ART UNIT	
POTOMAC FALLS, VA 20165			PAPER NUMBER	
			2813	
			MAIL DATE	
			DELIVERY MODE	
			07/02/2008	
			PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No. 10/650,046	Applicant(s) TAKAYAMA ET AL.	
	Examiner THANH T. NGUYEN	Art Unit 2813	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 24 October 2007.
- 2a) ☒ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 3,5,8,13,18,23,28,33,36-43,45,47-57,74-80 and 82-87 is/are pending in the application.
- 4a) Of the above claim(s) none is/are withdrawn from consideration.
- 5) ☐ Claim(s) 3,5,8,13,18,23,28,33 and 74-80 is/are allowed.
- 6) ☒ Claim(s) 36-43,45,47-57 and 82-87 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Response to Arguments

Applicant's arguments with respect to claims 3, 5, 8, 13, 18, 23, 28, 33, 36-43, 45, 47-57, 74-80, 82-87 have been considered but are moot in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 82-84 are rejected under 35 U.S.C. 102(e) as being anticipated by Yamanaka (U.S. Patent Publication No. 2007/0087492).

Referring to figures 34-36, Yamanaka teaches a manufacturing method for a semiconductor device, comprising:

Heating an entire surface of a substrate by radiation heating from a first heat source (see paragraph# 458, figure 34(2));

Forming semiconductor layer (67) on the substrate (61);

Forming an insulating layer (68) over the semiconductor layer (67) includes a region to become at least a channel region of the thin film transistor (see paragraph# 462, figure 35(7));

Forming a conductive layer (75) over the semiconductor layer (67) with insulating layer (68) interposed between (see figure 35(5));

Selectively heating the semiconductor layer (67) by using a second heat source capable of radiating an electromagnetic wave within a wavelength band ranging at least from a visible light band to an infrared band (see paragraph# 471, it is noted that UV light band is within the visible light band (400-800nm)). It is inherent that heating substrate which include every single layer on/in the substrate will be heated as well (the conductive layer, the semiconductor layers and the insulating layer...etc.);

Wherein the semiconductor layer (67) is covered by the conductive layer (75) when the semiconductor layer (67) is selectively heated. It is noted that the semiconductor layer is partly covered by the conductive layer when the heating process occurs (see paragraph# 471).

Regarding to claim 83, the selective heating of the semiconductor layer is performed by using the second heat source capable of radiating an incoherent electromagnetic wave (see paragraph# 471).

Regarding to claim 84, substrate is a glass substrate (see paragraph# 170).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 36-41, 45, 47-53, 85-87 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamanaka (U.S. Patent Publication No. 2007/0087492) as applied to claims 82-84 above in view of Yamazaki et al. (U.S. Patent Publication No. 2001/0049163A1).

Referring to figures 34-36, Yamanaka teaches a manufacturing method for a semiconductor device, comprising:

Heating an entire surface of a substrate by radiation heating from a first heat source (see paragraph# 458, figure 34(2));

Forming semiconductor layer (67) on the substrate (61);

Forming an insulating layer (68) over the semiconductor layer (67) includes a region to become at least a channel region of the thin film transistor (see paragraph# 462, figure 35(7));

Forming a conductive layer (75) over the semiconductor layer (67) with insulating layer (68) interposed between (see figure 35(5)),

Selectively heating the semiconductor layer (67) by using a second heat source capable of radiating an electromagnetic wave within a wavelength band ranging at least from a visible light band to an infrared band (see paragraph# 471, it is noted that UV light band is within the visible light band (400-800nm).). It is inherent that heating substrate which include every single layer

Art Unit: 2813

on/in the substrate will be heated as well (the conductive layer, the semiconductor layers and the insulating layer...etc.).

Wherein the semiconductor layer (67) is covered by the conductive layer (75) when the semiconductor layer (67) is selectively heated. It is noted that the semiconductor layer is partly covered by the conductive layer when the heating process occurs (see paragraph# 471).

Regarding to claim 83, the selective heating of the semiconductor layer is performed by using the second heat source capable of radiating an incoherent electromagnetic wave (see paragraph# 471).

Regarding to claim 38, 39, 84, substrate is a glass substrate (see paragraph# 170).

Regarding to claim 40, 41, substrate is selected from one of quartz and sapphire (see paragraph# 170).

Regarding to claim 45, the insulating layer (68) cover a top surface and a side surface of each of the semiconductor layers (67, see figure 34(4)).

Regarding to claim 47, the insulating layer includes a laminate of silicon oxide film and silicon nitride film (68, see figure 34(4), paragraph# 195).

However, the reference does not teach the conductive film can be form by using metal or metal nitride, or metal silicide and the conductive film having higher absorptance with respect to an incoherent electromagnetic wave within a wavelength band ranging from visible light band to infrared band than the substrate.

Yamazaki teaches in paragraph# 90, a method of forming a conductive film by using metal or metal nitride, or metal silicide (meeting claims 48-83, 85-87). Since the conductive film (non-transparent film) is a metal, metal nitride, or metal silicide which has a very high

Art Unit: 2813

conductivity therefore it has higher absorptance with respect to an incoherent electromagnetic wave within a wavelength band ranging from visible light band to infrared band than the glass or ceramic substrate. As well as the same material would provide the same result of absorptance with respect to an incoherent electromagnetic wave (meeting claims 36-37).

Therefore, it would have been obvious to a person of ordinary skill in the requisite art at the time of the invention was made would form a conductive film by using metal or metal nitride, or metal silicide in process of Yamanaka as taught by Yamazaki because the conductive film of metal or metal nitride, or metal silicide is known in the semiconductor art to high conductivity gate electrode.

Claims 42-43, 54-55, 56-57 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamanaka (U.S. Patent Publication No. 2007/0087492) in view of Yamazaki et al. (U.S. Patent Publication No. 2001/0049163A1) as applied to claims 36-41, 45, 47-53, 85-87 above further in view of Yamazaki et al. (U.S. Patent Publication No. 2001/0049163A1).

Yamanaka in view of Yamazaki et al. teaches a method of forming a TFT having a semiconductor layers, annealing the semiconductor layer, forming an insulating film on the semiconductor layer, forming a conductive film on the insulating film, and heating the semiconductor film.

However, the reference does not teach heating of the first and second semiconductive layers is performed at temperature range that not lower than a distortion point of the substrate, and substrate has a transmittance of 50 % or higher with respect to the electromagnetic wave within the wavelength band.

Yamazaki et al. teaches heating of the first and second semiconductive layers is performed (see paragraphs# 254, 294. It is inherent that heating the conductive layer, the semiconductive layer and the insulating layer will also be heated), the heat treatment is performed at a temperature not less than a distortion point of the substrate (see paragraph# 254, 294, heating at the temperature 700-1000°C which is greater than 700°C (at the distortion point), meeting claims 56-57).

Therefore, it would have been obvious to a person of ordinary skill in the requisite art at the time of the invention was made would form plurality of semiconductive island, heating for 30-300 second at the temperature greater than distortion point of the substrate in process of Yamanaka as taught by Yamazaki et al. because heating process is known in the semiconductor art to crystallize the layer as well as to activate the impurity added to the film.

Regarding to claims 42-43, 54-55, it would have been obvious to a person of ordinary skill in the requisite art at the time of the invention was made to optimize the transmittance of 50 % or higher with respect to the electromagnetic wave within the wavelength band, since it has been held that where the general conditions of a claim are disclosed in the prior art (i.e.- a transmittance of 50 % or higher with respect to the electromagnetic wave within the wavelength band), discovering the optimum or workable ranges involves only routine skill in the art. In re Aller, 105 USPQ 233 (CCPA 1955).

The specification contains no disclosure of either the critical nature of the claimed arrangement (i.e.- a transmittance of 50 % or higher with respect to the electromagnetic wave within the wavelength band) or any unexpected results arising therefrom. Where patentability is said to be based upon particular chosen limitations or upon another variable recited in a claim,

Art Unit: 2813

the applicant must show that the chosen limitations are critical. In re Woodruff, 919 F.2d 1575, 1578 (FED. Cir. 1990).

Therefore, it would have been obvious to a person of ordinary skill in the requisite art at the time of the invention was made to form the substrate has a transmittance of 50 % or higher with respect to the electromagnetic wave within the wavelength band in process of Yamanaka in order to optimize the process in formation of TFT device.

Allowable Subject Matter

Claims 3, 5, 8, 13, 18, 23, 28, 33 and 74-80 are allowed because none of the prior art alone or in combination teaches or suggests the particular subset of the process steps in etching the conductive layer after the selective heating of the first and second semiconductor layers to form the gate electrodes over the semiconductor layers.

Response to Arguments

Applicant's arguments with respect to claims 3, 5, 8, 13, 18, 23, 28, 33, 36-43, 45, 47-57, 74-80, 82-87 have been considered but are moot in view of the new ground(s) of rejection.

Applicant contends that Yamanaka does not teach "the semiconductor layer is covered by a conductive layer when the semiconductor layer is selectively heated". This is not found persuasive because Yamanaka clearly teach the semiconductor layer (67) is covered by the conductive layer (75) when the semiconductor layer (67) is selectively heated. It is noted that the semiconductor layer is partly covered by the conductive layer when the heating process occurs (see paragraph# 471).

KSR Int'l v. Teleflex Inc., 127 S.Ct. 1727 (2007), Granting patent protection to advances that would occur in the ordinary course without real innovation retards progress and may, in the case of patents combining previously known elements, deprive prior inventions of their value or utility. When there is a design need or market pressure to solve a problem and there are a finite number of identified, predictable solutions, a person of ordinary skill has good reason to pursue the known options within his or her technical grasp. If this leads to the anticipated success, it is likely the product not of innovation but of ordinary skill and common sense. In that instance the fact that a combination was obvious to try might show that it was obvious under §103.

When a work is available in one field, design incentives and other market forces can prompt variations of it, either in the same field or in another. If a person of ordinary skill in the art can implement a predictable variation, and would see the benefit of doing so, §103 likely bars its patentability. Moreover, if a technique has been used to improve one device, and a person of ordinary skill in the art would recognize that it would improve similar devices in the same way, using the technique is obvious unless its actual application is beyond that person's skill.

It is common sense that familiar items may have obvious uses beyond their primary purposes, and a person of ordinary skill often will be able to fit the teachings of multiple patents together like pieces of a puzzle. See *KSR international v. Teleflex*, US Supreme Court, April 30, 2007.

In *Sakraida v. AG Pro, Inc.*, 425 U. S. 273(1976), the Court derived from the precedents the conclusion that when a patent simply arranges old elements with each performing the same function it had been known to perform and yields no more than one would expect from such an

Art Unit: 2813

arrangement, the combination is obvious. *Id.*, at 282. The principles underlying these cases are instructive when the question is whether a patent claiming the combination of elements of prior art is obvious. When a work is available in one field of endeavor, design incentives and other market forces can prompt variations of it, either in the same field or a different one. If a person of ordinary skill can implement a predictable variation, §103 likely bars its patentability. For the same reason, if a technique has been used to improve one device, and a person of ordinary skill in the art would recognize that it would improve similar devices in the same way, using the technique is obvious unless its actual application is beyond his or her skill.

When a work is available in one field, design incentives and other market forces can prompt variations of it, either in the same field or in another. If a person of ordinary skill in the art can implement a predictable variation, and would see the benefit of doing so, §103 likely bars its patentability. Moreover, if a technique has been used to improve one device, and a person of ordinary skill in the art would recognize that it would improve similar devices in the same way, using the technique is obvious unless its actual application is beyond that person's skill. See *KSR Int'l v. Teleflex Inc.*, 127 S.Ct. 1727 (2007).

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO**

Art Unit: 2813


MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thanh Nguyen whose telephone number is (571) 272-1695, or by Email via address Thanh.Nguyen@uspto.gov. The examiner can normally be reached on Monday-Thursday from 6:00AM to 3:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Carl Whitehead, Jr., can be reached on (571) 272-1702. The fax phone number for this Group is (571) 273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pairedirect.uspto.gov>. Should you have questions on access to thy Private PAIR system, contact the Electronic Business center (EBC) at 866-217-9197 (toll-free).

/Thanh T. Nguyen/
Primary Examiner, Art Unit 2813

<div>Application Number</div> <div></div>	Application/Control No.	Applicant(s)/Patent under Reexamination	
	10/650,046	TAKAYAMA ET AL.	
	Examiner	Art Unit	
	THANH T. NGUYEN	2813	